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Introduction
In the evolution of electrical products, portable devices with more multi-functions and smaller size increase market competitiveness. The necessity has promoted an explosive growth of wafer fabrication and system on chip (SoC). The clock reference circuit is an essential component in digital, analog, and radio frequency (RF) applications [1] . However, power consumption and frequency variation are the most important factors to be overcome in a clock generator. Currently, crystal oscillators (XOs), micro electro mechanical systems (MEMS) oscillators and complementary metal-oxide-semiconductor (CMOS)-based oscillators are three main ways used to generate the reference clock signal. XOs provide highly precise and nearly temperature independent reference clock [2] , [3] . However, the crystal (XTAL) is an off-chip component with high power consumption. MEMS oscillators provide higher Q and better signal characteristic than CMOS-based oscillators, whereas need additional micro electro mechanical process to be integrated with traditional CMOS process [4] .
Recently, there has been three kinds of CMOS-based oscillators. The inductance-capacitor (LC) oscillators operate at high frequency [5] . The structure has high Q and low phase noise. It mostly targets at RF frequency synthesis. Relaxation oscillators repeatedly alternate between two states with a period that depend on the charging of a capacitor [6] - [10] . All digital CMOS-based oscillators are implemented for applications such as the internal control and the high-speed interface [11] - [13] . The low voltage, power and small area features of all digital CMOS-based oscillators bring enormous benefits.
The CMOS-based oscillators should achieve sufficiently high frequency stability and accuracy over variation in process, voltage, and temperature (PVT) [14] . Switching capacitor and different types of resistors are well-known PVT calibration circuits of oscillators. Multi-phase clock applications, such as high speed data transmission likes clock and data recovery (CDR) or clock synthesis for frequency multiplication, are widely applied in digital and RF circuits [15] , [16] . The proposed 8 phases crystal-less clock generator with PVT calibration is fabricated in 0.18 µm CMOS technology. The whole circuit consumes 1.1 mW with the power supply of 1.8 V and the core dimension is 65 µm × 75 µm. Figure 1 shows the structure of the proposed multi-phase PVT calibrated CLCG. It includes a ring oscillator, a phase error corrector (PEC), a level shifter and a bias circuit. The bias circuit consists of current source and a PVT calibrated circuit.
Architecture and Circuit Implementation

Voltage Controlled Oscillator and Phase Error Correct Circuit
The schematic of the applied voltage controlled oscillator (VCO) is illustrated in Fig. 2 . The VCO adopts 4 stages differential cell with 8 phases outputs. Figure 3 illustrates the circuit of VCO with a phase error correct (PEC) circuit. The phase error mainly occurs at the mismatch of each phase. The circuit routing of the ring oscillator and process variation are the major reasons. The
Copyright © 2017 The Institute of Electronics, Information and Communication Engineers PEC circuit applies resistors between each phase to balance the mismatch. Figure 3(b) shows the relationship between output phase and phase error. The phase error without PEC circuit is 40.5 ps (2.93 • ) at P<4>. The PEC circuit adopts 15k Ohm to achieve the minimum phase error which is 1.61 • . Thus, the PEC can reduce 45% of the phase error [17] .
PVT Calibrated Circuit
The modified PVT calibrated CLCG architecture is demonstrated in Fig. 4 . The calibrated circuits calibrate the variation by a digital controlling bias circuit. There are three PVT calibrated mechanisms for CLCG. The digital code, F<6:0>, can calibrate the process and frequency variations. The digital code, TP<4:0>, can calibrate the positive temperature variation and the digital code, TN<4:0>, modifies the negative temperature variation. The frequency calibration consists of MP1, MP2, R1, and R2. F<6:0> can control the current I 1 which can modify the VCO frequency. R1, R2, and MP2 are the bias circuit. The bias voltage V b f is as follows.
where V SD(MP1) and V SG(MP2) are the source-to-drain voltage of MP1 and the source-to-gate voltage of MP2, respectively. The voltage division of resistance has to keep MP2 operating at the saturation region. Simulated frequency versus temperature for the CLCG without temperature calibrations is shown in Fig. 5 . Temperature coefficients (TC) are −350, −505, and −901 ppm/ • C of slow-slow (SS), typical-typical (TT) and fast-fast (FF) corners, respectively. TC of CLCG are all negative temperature coefficients; therefore, we propose the negative temperature coefficient calibration (NTCC) circuit calibrates negative TC. MP5, MP6, MP7, MN2, MN3, R5, and R6 constitute of the NTCC. TN<4:0> can control the current I 3 which can modify the VCO frequency, and MP6 and MP7 can transfer the calibrated current to I 3 .
The simulated results of the temperature calibration part are shown in Fig. 6 . The temperature calibration circuit consists one transistor M a and two bias resistors R bias1 and R bias2 . The MOSFET drain current I D is expressed as
The threshold voltage V T H (T ) and mobility µ(T) have temperature dependence [18] , [19] as follows.
where T is the present temperature and T 0 is the room temperature (T 0 = 300 K). α is typically to be 2. k is the threshold voltage temperature coefficient whose typical value is 2.5 mV/K. m is mobility temperature exponent whose typical value is about 1.5∼2. Both µ and V TH are negative temperature coefficients. The effect of drain current by µ is much higher than that by V TH as V DD and V TH (T) are relatively large, such as V DD = 1.8 V and V TH = 0.7 V [20] . Figure 6 shows the same trend of drain current versus temperature where drain current is negative TC = −3750 ppm/ • C. On the contrary, the effect of drain current by V TH is higher than that by µ as V DD and V TH (T) are relatively small, such as V DD < 1 V and V TH = 0.7 V. The NTCC circuit consists of the temperature calibration part and a pair of current mirror. The temperature part includes R5, R6, and MN2. It produces the positive TC bias voltage V bnt which controls the drain current of MN3, I D(MN3) . As V bnt increases with temperature, so does I D(MN3) . In analogy to the mechanism in a current mirror, I 3 is approximately proportional to absolute temperature (PTAT). Therefore, the output frequency can be pulled up with temperature by bias current I 3 . The PTAT current modifies a negative temperature coefficient via digital code, TN<4:0>. Figure 7 (a) shown the simulation results of the frequency accuracy of CLCG under TT corner with supply voltage variation. TC are 312, −468, −505, −1072, and −1187 ppm/ • C of V DD = 1.6 V, 1.7 V, 1.8 V, 1.9 V, and 2.0 V, respectively. However, TC turns out to be a positive temperature coefficient as supply voltage is reduced to 1.6 V from 1.8 V. As a MOS device has a large current, the CLCG can obtain a negative temperature coefficient easily.
With variations of process corner and supply voltage (SS corner and low supply voltage), the CLCG becomes a positive temperature coefficient. For example, Fig. 7(b) shows the simulation results of the frequency accuracy of CLCG under SS corner. The TCs with V DD = 1.6 V and V DD = 1.7 V become positive temperature coefficients which fails the implementation of a negative temperature calibrated circuit under low voltage supplies. The main reason is that the additional bias circuit reduces the head room of the VCO. Applying long channel length devices of the oscillator keeps TC staying in a negative temperature coefficient. Besides, an adoption of the positive temperature calibrated circuit (PTCC) is a low cost and low power consumption way.
MP3, MP4, MN1, R3, and R4 constitute of the positive temperature calibration which is the same as the circuit of right hand side in Fig. 6 . TP<4:0> is able to control the current I 2 which can modify the frequency. As V bpt increases with temperature, I 2 = I D(mp4) decreases. Therefore, I 2 is complementary to absolute temperature (CTAT). The CTAT current modifies the positive temperature variation by digital code, TP<4:0>. = 500 kHz. Tuning step of TP<4:0> is 32.5 ppm/ • C. The frequency resolution of TN<4:0> and TP<4:0> are 500 kHz.
Level Shifter
Buffers are widely applied to amplify the digital signals. As the operating voltage increases, the output signal couldn't be properly amplified to full swing or even turn off to zero. The schematic of level shifter is shown in Fig. 9 . The level shifter amplifies the output swing to guaranteed full swing outputs. The output signal of VCO provides low voltage supply (V DDL ) input signal (P VCO <i>) to level shifter. Two NMOS devices with gate connection to P VCO <i> and P VCO <i> speed up the transition. The input signal which is low voltage level ensures that the CLCG could produce high voltage level output signal P LS <i> under a low voltage supply. Furthermore, the power consumption of level shifter is lower than traditional buffers [21] .
Experimental Results
The proposed clock generator has been fabricated in a 0.18 µm GP (general purpose) CMOS process without specialized analog process options. Die photograph is shown in Fig. 10(a) . The core dimension which includes multiplier (MUX) and output buffers is 65 µm × 145 µm. The MUX and output buffers are used to measure the information of each phase output signal. Therefore, the CLCG core area is 65 µm × 75 µm.
In Fig. 10(b) , the block of output stage for measuring phase to phase errors and duty cycle errors is illustrated. The output stage includes MUX and output buffers. The MUX is applied to select phases and phase to phase errors can be measured by selecting two adjacent phases. The MUX is also capable to produce additional jitter each output phase. The output buffer includes tap buffers and resistances. The total power consumption is 1.1 mW at 1.8 V. Figure 11 shows the measurement environment. Temperature measurements were performed in a programmable thermal chamber. Frequency drift was measured with a real-time oscilloscope (Agilent 81204B). The PVT calibration setup can be theoretically considered as the following operations: First of all, we determine the offset and slope by temperature measurement. After setting all the digital code, F<6:0>, TP<4:0> and TN<4:0> to zero, we put the device under test (DUT) into a programmable temperature chamber and measure the frequency at 20 • C and 80 • C respectively. Therefore, the offset (∆F) which denotes the difference between measured frequency and targeted frequency could be found. And the temperature offset, ∆T, is equal to 60 • C, that is 80
Process Voltage Temperature Calibration
. Secondly, we select the temperature calibration circuit by the trend of the temperature dependence. The measured frequency to temperature curve is used to spot the temperature calibration circuit. If the slope is negative, the negative calibration circuit is applied. Otherwise, the positive calibration circuit is adopted for a positive TC.
Finally, the calibrated circuits calibrate the frequency variation automatically. From Fig. 8 , one optimal compensated point is obtained under one temperature and voltage setting. These simulated optimal compensated points are then plotted in Fig. 12 . The vertical axis refers to digital code in both Fig. 12(a) and (b) while the horizontal axis denotes an offset and a slope respectively in Fig. 12(a) and Fig. 12(b) . We plotted fitting lines by linear regression analysis. Then we could get any desired digital code by substituting measured offset and slope into fitting lines in Fig 12(a) and (b) .
Measured results after calibration are shown in Fig. 12(c) . After calibration mechanism, PVT calibration which calibrates the initial frequency to 192 MHz at 20 • C has been applied. The total temperature coefficient is measured in the external 1.8-V unregulated power supply under a temperature range from 0 to 100 • C. TC without any calibration is ±2.375% or 475 ppm/ • C and turns out to be ±0.342% or 69.5 ppm/ • C after calibration. Figure 12 (c) also shows the measured results under various supply voltage. The blue line, representing V DD = 1.6 V, is the only one with positive temperature calibration and the unique concave curve, which conforms to theoretical simulation. Figure 13 represents the operating frequencies of CLCG at 20 • C and the jitter histogram at 1.8 V. The CLCG output demonstrates a 4.58-ps RMS jitter and a 34.55-ps peakto-peak jitter (P2P jitter) at 192 MHz within 12.67k hits. The RMS and P2P period jitters are less than 0.088% and 0.665%, respectively. 
Jitter and Phase Noise
Duty Cycle Error and Phase to Phase Error
In Fig. 15 , the duty cycle and phase to phase errors under the two test chips are shown. The maximum duty cycle error is 3.6%, which occurs at P<3>. The phase to phase duty cycle error (DC i -DC i−1 ) is a crucial point for pulse width modulation (PWM) applied in power converter [22] . The maximum phase to phase duty cycle error is 4.3% occurring at stage 3 which is between P<2> and P<3>. Figure 16 represents the output phase and phase error of two chips respectively. Output phase increases 45 • per phase. The phase error is the error between ideal phase and measured error. The maximum phase error is 5.5% occurring at P<6>. The total phase error is between −4.3 to +5.5%. The phase error can be reduced efficiently by adjusting the VDD of output buffers. Table 1 summarizes and compares the current temperature calibrated clock generators and the proposed circuit. Compared to other ring oscillator, our proposed 8 phases CLCG exhibits the lowest temperature sensitivity, smaller size and lower jitter performance. Besides, the performance of the duty cycle error and phase error are quite excellent per- formance as well. Fig. 17 shows the figure of merits (FoM) versus temperature coefficients. The FOM is defined as a ratio of the power consumption to the oscillation frequency (nW/kHz) [10] . The calculated FOM is 5.73 nW/kHz for the proposed circuit, and is better than other works expect for [6] , [7] , and [10] . However, the area of the proposed circuit is smaller than others. Besides, the frequency of proposed circuit is much higher than other works. Comparing with traditional PVT calibration mechanism such as blending TC of polysilicon resistor and diffusion resistor or bandgap reference circuit [10] , [11] , the proposed PVT calibration circuit has nearly equivalent TC as above works. The oscillators of relaxation or thermal diffusivity based have lower TC than others structures. However, above designs have large die dimensions or high power consumption. Therefore, these designs are widely applied at precisely microelectromechanical systems.
Conclusion
The proposed 8 phases crystal-less clock generator circuit was fabricated in a 0.18 µm CMOS technology. It consumes 1.1 mW with a power supply of 1.8 V, and occupies core dimension of 65 µm × 75 µm excluding output buffer and MUX. The measured period jitters are a 4.58-ps RMS jitter and a 34.55-ps P2P jitter at 192 MHz within 12.67k hits. At 192 MHz, the phase noise of CLCG is −102 dBc/Hz at 1-MHz-offset. Operational frequencies vary ±0.34% at V DD = 1.8 V and ±0.479% with 10% supply voltage variation between 0 • and 100 • C. The maximum duty cycle error is 4.3%, and the phase to phase errors are less than ±5.5 • . This work not only realizes a CLCG operating with 8 phases outputs, but also fulfills sufficiently high frequency stability and accuracy under the process and temperature variations.
